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Memristor-Based Signal Processing for Edge Computing
Han Zhao, Zhengwu Liu, Jianshi Tang , Bin Gao, Yufeng Zhang, He Qian, and Huaqiang Wu
Abstract: The rapid growth of the Internet of Things (IoTs) has resulted in an explosive increase in data, and thus has
raised new challenges for data processing units. Edge computing, which settles signal processing and computing
tasks at the edge of networks rather than uploading data to the cloud, can reduce the amount of data for transmission
and is a promising solution to address the challenges. One of the potential candidates for edge computing is a
memristor, an emerging nonvolatile memory device that has the capability of in-memory computing. In this article,
from the perspective of edge computing, we review recent progress on memristor-based signal processing methods,
especially on the aspects of signal preprocessing and feature extraction. Then, we describe memristor-based signal
classification and regression, and end-to-end signal processing. In all these applications, memristors serve as critical
accelerators to greatly improve the overall system performance, such as power efficiency and processing speed.
Finally, we discuss existing challenges and future outlooks for memristor-based signal processing systems.
Key words: memristor; signal processing; edge computing; Internet of Things (IoTs); in-memory computing
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Introduction

The explosive growth of the Internet of Things
(IoTs) devices for massive data collection in emerging
 Han Zhao is with the School of Integrated Circuits, Beijing
National Research Center for Information Science and
Technology, Tsinghua University, Beijing 100084, China, and
also with the Department of Microelectronics Science and
Technology, Harbin Institute of Technology, Harbin 150001,
China. E-mail: 1172100403@stu.hit.edu.cn.
 Zhengwu Liu is with the School of Integrated Circuits,
Beijing National Research Center for Information Science and
Technology, Tsinghua University, Beijing 100084, China. Email: liuzw18@mails.tsinghua.edu.cn.
 Jianshi Tang, Bin Gao, He Qian, and Huaqiang Wu are with the
School of Integrated Circuits, Beijing National Research Center
for Information Science and Technology, Tsinghua University,
Beijing 100084, China, and also with Beijing Innovation Center
for Future Chips, Tsinghua University, Beijing 100084, China.
E-mail: fjtang, gaob1, qianh, wuhqg@tsinghua.edu.cn.
 Yufeng Zhang is with the Department of Microelectronics
Science and Technology, Harbin Institute of Technology, Harbin
150001, China. E-mail: yufeng zhang@hit.edu.cn.
 Han Zhao and Zhengwu Liu contributed equally to this paper.
 To whom correspondence should be addressed.
Manuscript received: 2021-02-27; revised: 2021-06-15;
accepted: 2021-06-27.
C

applications, such as autonomous driving and unmanned
factory, poses huge challenges for data processing.
In conventional computing architectures, the collected
massive data from IoT sensors may be first converted
to digital data, and then transmitted to the cloud for
processing, which can lead to bottlenecks in terms
of latency, energy consumption, and communication
bandwidth, and also raise issues of privacy security[1] .
In addition to the time/energy-consuming data transfer
process, the conventional data processing module is
inefficient because it is implemented in the digital
domain, whereas sensory data in edge devices are
directly collected in an analog fashion. The conversion
process costs huge hardware and energy overheads, and
increases circuit complexity. All these issues hamper
the deployment of sensor-rich IoT platforms, so new
computing architectures for efficient signal processing
are demanded.
One potential solution is edge computing, where
signal processing tasks are performed at the edge of
networks rather than in the cloud[2] . By processing data
close to where they are produced, the amount of data for
transfer can be greatly reduced, saving plenty of time and
energy. More importantly, as the computing units are
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now placed in edge devices and close to sensors, analog
computing can be directly employed with analog sensory
data as the input. Both better computing flexibility and
lower circuit complexity of analog computing lead to a
much better computing performance[3–5] . As a result,
edge computing is quite attractive, for which novel
computing paradigms and emerging devices are highly
desired to process data with high power efficiency and
fast processing speed.
Memristors have been considered highly suitable
for analog edge signal processing, including Resistive
switching Random-Access Memory (RRAM)[6] , PhaseChange Memory (PCM)[7] , magnetic random-access
memory[8] , and ferroelectric devices[9] . As illustrated
in Fig. 1a, data generated from IoT devices are
transferred to memristor-based edge computing units
for preliminary processing, and then sent to the cloud.
The advantages of memristor-based edge computing
systems can be mainly attributed to several aspects:
On the device level, the memristor shows a compact
size down to a few nanometers[10–12] , fast switching
speed[13–15] , and low energy consumption[16–20] . On
the architecture level, memristor-based in-memory
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computing performs computational tasks where the
data are stored, eliminating the time-consuming and
energy-intensive data transfer process between memory
and processing units[21, 22] . In addition, the analog
switching behavior, where the memristor conductance
can be continuously modulated by external pulses,
enables computations in the analog domain[5, 21] and can
decrease the energy consumption of data processing.
Based on the nonvolatile characteristics and analog
computing ability, memristor arrays can be utilized
to store data and perform the analog Matrix-Vector
Multiplication (MVM) operation in a highly parallel and
energy-efficient manner. Therefore, memristors have
shown a huge potential in applications, such as signal
encoding, transformation, and filtering (Figs. 1b–1g).
In literature, there have been many review articles
related to the memristor-based computing from various
perspectives. For example, Ielmini and Wong[21]
summarized in-memory computing schemes in both
digital and analog domains, based on different kinds
of memristors. Zidan et al.[23] reviewed memristorbased electronics for on-chip memory and computing,
the latter of which is mainly focused on the

Fig. 1 Illustration of the typical applications of memristors for signal processing. (a) Illustration of the memristor array playing
a key role in edge computing, and (b)–(g) several typical signal processing methods that can be implemented using memristor
arrays.
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progresses and challenges of memristor-based bioinspired computing. Xia and Yang[3] captured the
research progress in this field and mainly focused
on the efforts in building memristor arrays for bioinspired computing. Zhu et al.[24] reviewed emerging
neuromorphic devices in nine different categories
and discussed their applications for brain-inspired
computing. Sebastian et al.[22] investigated various
memristor-based computational primitives and their
various applications. Also, memristor-based in-memory
computing chips and systems were revisited and key
metrics for benchmarking different technologies from
device to system levels were proposed[25, 26] . Different
from all these prior works, in this article we intend
to review memristor-based signal processing from
the perspective of edge computing and discuss the
progresses and challenges on memristor-based signal
processing primitives, especially on the aspects of signal
pre-processing and feature extraction.
The rest of this paper is organized as follows.
Section 2 briefly introduces the intrinsic characteristics
of memristors and the principle of MVM on memristor
array. Section 3 describes the specific architectures
as well as algorithms used in several memristor-based
signal processing systems. Section 4 summarizes the
prior works and discusses the existing challenges with a
future outlook for memristor-based signal processing.
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Memristor Device and Array
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A memristor is a two-terminal electronic device that
typically consists of a metal-insulator-metal stack
(Fig. 2a). When utilized in signal processing, a
memristor, regardless of which type it belongs to, can be
simplified as a tunable resistor. Because the switching
mechanisms of different types of memristors are not
the focus of this review, here, we just take the bipolar
RRAM as a typical example to illustrate the conductance
switching process of memristors. The conductance
switching of RRAM is based on Conductive Filaments
(CFs), typically made of oxygen vacancies or metal ions.
Driven by the voltage applied on electrodes, CFs inside
the memristors are formed or ruptured depending on the
polarity of the applied voltage[27, 28] . During the SET
process, CFs are connected, and the conductance of the
memristor would increase accordingly, bringing it to
a high-conductance state. Conversely, in the RESET
process, the rupture of CFs leads to a decrease in
memristor conductance, bringing the memristor to a lowconductance state. The typical Current-Voltage (I-V)
curve of a bipolar analog RRAM, which shows analog
conductance switching behaviors in SET and RESET
processes, is shown in Fig. 2b. By applying a series
of voltage pulses on the analog RRAM, the memristor
conductance can be modulated continuously, i.e., in an
analog way, as shown in Fig. 2c.

SET

Pulse number

(b)

(a)

RESET

(c)

Mapping

T

T
T

T

Mapping

(d)

(e)

Fig. 2 Fundamentals of the memristor. (a) Illustration of the device structure of memristor, taking RRAM as an example. (b)
Typical I-V curve of a bipolar analog RRAM. (c) Analog conductance tuning behavior of the memristor. (d) Illustration of the
MVM operation in a neural network. (e) Implementation of the MVM operation on the memristor array.
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Memristor array, in a cross-point design with one
memristor at each intersection[29] , can be employed to
greatly accelerate the MVM operation (Fig. 2d), which is
the most frequent and yet most time/energy-consuming
computations in artificial neural networks, and also
widely used in many signal processing algorithms for
edge computing. As shown in Fig. 2e, the vector
and matrix can be mapped to input voltages and the
conductance of the memristor array, respectively. By
virtue of Ohm’s law and Kirchhoff’s current law to
conduct multiplication and accumulation operations,
respectively, MVM results can be obtained in a single
step[21, 30] , leading to potentially dramatic improvements
in the computing speed and energy consumption[31] .
Essentially, the Transpose MVM (TMVM) operation
can also be performed using the same memristor
array by reversing the input and output. As a result,
the memristor array shows promising prospects to
implement MVM-rich signal processing algorithms as a
hardware accelerator.

3

Memristor-Based Signal Processing

Over the past few years, tremendous progress
has been made in the fabrication of memristors
and integration with Complementary Metal-OxideSemiconductor (CMOS) circuits, so large sizes of
memristor arrays become available with superior
electrical performance. As a result, various signal
processing algorithms have been demonstrated on
memristor arrays with encouraging performance
advantages compared to conventional CMOS-based

systems. In general, these algorithms can be divided
into three main categories: signal preprocessing and
feature extraction, signal classification and regression,
and end-to-end signal processing. In the following parts,
the principles and exemplary works on these algorithms
are discussed in detail.
3.1

Signal preprocessing and feature extraction

The raw signals collected by IoT sensors usually
have noises that need to be preprocessed. Through
signal preprocessing and feature extraction, only the
key information is preserved, while noises and other
background information are filtered out. They have been
proven to be essential to improve accuracy and save the
hardware cost in the whole signal processing procedure.
3.1.1 Signal filtering
Signal filtering, an important signal preprocessing
method, can be employed to filter out certain frequency
components of the original signal. Infinite Impulse
Response (IIR) filter and Finite Impulse Response
(FIR) filter are two basic digital filters that are
widely used in the processing of sound and image
signals. The implementation of the filtering process
is mainly based on the convolution operation, and hence
can be accelerated with memristor-based computing
systems. Maleki et al.[32] proposed an IIR filter design
with memristor arrays, but this work is still on the
simulation level without considering the impact of
device nonidealities of actual memristors. Figure 3a
illustrates the implementation of memristor-based directform second-order IIR filters[32] . Different from IIR

Input
Crossbar
array

(a) IIR

(c) Three classes of input signals

Input
Crossbar
array

(b) FIR

(d) Corresponding output signals

Fig. 3 Illustration of memristor-based filters. (a) Memristor-based two-tap IIR filter. (b) Memristor-based six-tap FIR filter.
(c) and (d) Typical implementation of a memristor-based FIR filter bank. The input neural signals (from left to right are the
neural signals of normal, interictal, and ictal brain states in (c)) are sent to the FIR filter bank, and the corresponding filtered
results (d) are then obtained. The experimental results (purple lines) and software-calculated results (blue lines) are matched
well, demonstrating the excellent performance of the memristor-based FIR filter bank. Adapted with permission from Ref. [33].
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filters, FIR filters have no feedback loops (Fig. 3b),
and their response to an impulse input is of finite
duration. FIR filters have linear phase characteristics,
and hence can be utilized in much wider applications.
The feasibility of memristor-based FIR filters was first
proven through simulations[34, 35] , and a six-tap FIR
filter was then experimentally implemented with six
memristors[36] . More recently, a long-tap FIR filter,
which is more useful in practice, has been experimentally
demonstrated by Liu et al.[33] Four 120-order FIR
filters were implemented on a 1K-memristor array
to filter neural signals into four specific frequency
bands for the identification of epilepsy-related brain
activities with a high accuracy of 93.46%, showing
that the power efficiency can be greatly improved
by two orders of magnitude as compared to the
state-of-the-art CMOS systems. The filtering results
of memristor-based FIR filter banks are shown in
Figs. 3c and 3d. The above demonstrations suggest

Re(x)
Re(x)

Re(W )

+

Re(W )
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that memristor-based signal filtering systems, such as
FIR and IIR filters, have tremendous potentials in
biomedical applications[37–39] . Particularly, memristor
device metrics, such as the number of conductance levels
and device noise, could largely affect the computing
accuracy of signal processing algorithms. Future device
optimization is expected to further enhance the filtering
system performance.
3.1.2

Signal transformation

Signal transformation converts signals from one
domain into another, enabling more effective signal
processing. Based on memristor arrays, Discrete
Fourier Transform (DFT), performing the critical timefrequency transformation, has been implemented in
simulations[40, 41] , and also experimentally employed
for the feature extraction of voice signals for speech
recognition[42] . The computing process of the memristorbased DFT is shown in Fig. 4a. In addition to
DFT, the feasibility of memristor-based Discrete

−

Im(W )

+

Im(W )

Buffer

−

Re(X )&Im(X )

Re(X )=Re(x)Re(W )−Im(x)Im(W )
Im(X )=Re(x)Im(W )+Im(x)Re(W )
(a) DFT

Raw image

First MVM

Second MVM

Matrix
transpose
Processed image
𝐼

(c) Original image

𝐼𝑊
(b) DWT/DCT

𝑊 T 𝐼𝑊

(d) 1st-step result

(e) 2nd-step result

Fig. 4 Illustration of the memristor-based signal transformation. (a) Computing process of the memristor-based DFT. Real
and imaginary parts are calculated separately. x and X represent the signal before and after transformation, respectively. W
represents the transform matrix. Reproduced with permission from Ref. [40]. (b) Two-step MVM operations for a 2D signal
transformation, such as the widely used 2D DWT and 2D DCT. The computing process can be expressed as C D WT IW, where
C represents the processed image; W and WT represent the transform matrix and its transpose, respectively; and I represents
the input image. (c)–(e) Typical implementation of memristor-based 2D DWT. The original image (c) is first processed column
by column (d) and then row by row (e). Adapted with permission from Ref. [44].
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Cosine Transforms (DCTs), a Fourier-related transform
with better energy compaction[43] , has also been
demonstrated[5] . The above designs all show significant
improvements in speed and power efficiency over
conventional CMOS-based systems.
In addition,
two-dimensional (2D) signal
transformations, such as 2D DCT and 2D Discrete
Wavelet Transform (DWT), are also under study for
memristor-based implementations, because they can
be widely used in image compression and processing.
As shown in Fig. 4b, 2D image transformation can
be implemented based on a two-step computational
paradigm. First, a raw image matrix is divided into
several vectors row by row or column by column,
transferred into voltage pulses, and then applied on
the rows of the first memristor array. Second, the
intermediate matrix formed by the output vectors
from the first array is transposed, and then the same
process as the first step is implemented for the second
memristor array. Finally, the output matrix of the 2D
signal transformation is obtained from the second
array. In fact, matrices mapped onto the two crossbar
arrays are usually the same, so only one crossbar
array is needed, saving considerable hardware costs.
Moreover, an inverse 2D signal transformation can
be performed based on the same paradigm described
above. Specifically, memristor-based 2D DWT has
been demonstrated in simulations, and Figs. 4c–4e
show a typical example based on the system[44] . 2D
DCT, with better energy compaction than 2D DWT, was
experimentally implemented by Li et al.[5] , and several
optimization approaches have been proposed since then
to improve system robustness and reconstructed image
quality[45] . After the image transformation, in practice, a
small portion of the largest coefficients of a transformed
image are usually retained, and the rest are discarded.
In this way, image compression can be efficiently
performed. However, hampered by the small array size,
input images should be first divided into several patches
and then processed patch by patch. Such an image
division method degrades the quality of transformed
images as the spatial information on patch edges is
damaged. Hence, in the future, a larger memristor array
and a new signal transformation algorithm with novel
image division methods need to be further explored.
3.1.3

Signal encoding

Signal encoding, especially signal compression and
sparse representation, can be effectively implemented

with memristor arrays. Compressed Sensing (CS),
a very popular signal compression method with a
sub-Nyquist sampling rate, can be divided into two
processes, i.e., compression and reconstruction or, in
other words, encoding and decoding. As illustrated
in Fig. 5a, the input vector x can be decomposed
into
 S , where
is a transform matrix with a
size of N  N and S is a sparse vector. During the
signal compression process, through the multiplication
of the input vector x and sensing matrix , the
compressed signal y can be obtained. In turn, the
signal reconstruction process refers to the recovery
of the original signal x from the compressed signal
y. Memristor-based implementations of CS have been
intensively researched. For example, Qian et al.[48, 49]
proposed that the intrinsic randomness of memristors
can be used to generate the sensing matrix  and
demonstrated the feasibility of CS compression using a
single memristor-based MVM operation in simulations.
Liu et al.[50] further suggested that the CS reconstruction
process could also be realized on memristor arrays.
Experimental demonstrations of CS compression and
reconstruction were performed by Gallo et al.[46, 51]
using a 256K-PCM array, where the Approximate
Message Passing (AMP) algorithm was utilized for
the CS reconstruction process. Figures 5c–5e show
the typical compression and reconstruction processes.
Because the two most computation-extensive operations
associated with the AMP algorithm, namely, MVM and
TMVM, can be both accelerated with memristor arrays,
they achieved an O(N)-fold complexity reduction over
conventional software implementation. Considering that
CS plays a critical role in IoT devices[52] , memristorbased CS for edge computing appears to be quite
attractive, and future works should focus on developing
customized CS algorithms for memristor arrays for much
better acceleration and optimization.
Besides CS, Sparse Coding (SC) is another useful
signal encoding algorithm because replacing the input
signal with a sparse representation can help reduce
the input complexity and make the signal processing
much more efficient. As shown in Fig. 5b, in the SC
algorithm, the input signal x can be decomposed into
D  a, where D is an over-complete dictionary and
a is a sparse vector. With a 3232 memristor array,
a locally competitive algorithm, an iterative approach
mainly based on MVM and TMVM, was employed
to implement SC[47] . The SC of simple inputs and
natural images has been demonstrated, and a dictionary
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Fig. 5 Illustrations of memristor-based signal encoding: (a) CS process. (b) SC process. (c)–(e) Typical implementation of CS.
The original image (c) is first compressed (d) and then reconstructed (e). Adapted with permission from Ref. [46]. (f)–(j) Typical
implementation of memristor-based SC. The original image is first divided into multiple non-overlapping 4  4 patches (f), each
patch (g) is processed with the SC algorithm (h). The network dynamics during the SC process, where the membrane potential
changes as a function of the iteration number, are shown in (i). The reconstructed image (j) based on the reconstructed patches.
Adapted with permission from Ref. [47].

was trained online using a “winner-take-all” approach
and Oja’s learning rule[53] . Figures 5f–5j show the
typical example of the SC process of a natural image.
The whole memristor-based system exhibited 16
improvement in power efficiency compared to the stateof-the-art digital computing system. In addition, many
new memristor-based algorithms[54–57] and spintronic
devices[56] have been attempted to implement the
SC algorithms. Future exploration and optimization
on devices, architectures, and algorithms are needed
to realize a much more practical and widely used
memristor-based signal encoding system.
3.1.4

Component analysis

Component analysis is critical in image processing,

dimensionality reduction, and other signal processing
applications. One of the most widely used component
analysis strategies, i.e., Principal Component Analysis
(PCA), has been demonstrated with memristors[58, 59] .
Unlike conventional methods used to solve the
eigenvectors of the covariance matrix, unsupervised
online learning was employed for obtaining Principal
Components (PCs). Figure 6a shows the typical
implementation of a memristor-based PCA primitive.
The standard breast cancer screening database from
the University of Wisconsin Hospital was used for
demonstration. With the learned PCs, nine-dimensional
(9D) raw data can be projected into a 2D space, as
illustrated in Fig. 6c. Moreover, the output of PCA,
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Fig. 6 Illustrations of the memristor-based component analysis. (a) Typical implementation of the memristor-based PCA.
Reproduced with permission from Ref. [58]. (b) Typical ICA application for blind source separation. The sound of a speaker
and bell can be separated based on the signals simultaneously recorded by two microphones. (c) and (d) Typical implementation
of a memristor-based PCA. The 9D raw breast cancer data projected in the 2D space (c) cannot be linearly separated, whereas
the data after the PCA (d) can be linearly separated. Adapted with permission from Ref. [58].

that is, the 2D data (Fig. 6d), was then utilized for
further signal classification. High classification accuracy
of 97.1% indicates the outstanding performance of such
a memristor-based PCA. With ferroelectric materialbased memristors, Raj et al.[60] further suggested that
an improved performance of PCA can be achieved
in simulations. Moreover, techniques, such as online
learning or hybrid training[61] , could accommodate
device nonidealities, and thus they can be developed
and employed for memristor-based signal processing
systems to further improve performance.
In practice, PCA usually serves as the preprocessing
procedure for the Independent Component Analysis
(ICA), which is an unsupervised learning approach for
blind source separation. Figure 6b illustrates a typical
ICA application, where the sound of a speaker and a
bell can be separated based on the signals recorded
by two microphones. In fact, ICA is widely used
in numerous applications, such as electrocardiogram
signals and image denoizing. On the simulation level,
the feasibility of memristor-based ICA implementation
was demonstrated[62, 63] . However, the older versions
of ICA, which are inefficient and require a large
amount of memory, were utilized in the abovementioned
works rather than the more advanced entropy-based
ICA. Recently, the experimental setup of entropy-based
ICA was attempted by Reddy et al.[64] , paving the
road for future memristor-based component analyses.
Nevertheless, the experimental demonstration was
limited to a very small memristor array (2  2), and
a more complicated ICA with a larger array still needs
to be demonstrated. In this case, the impact of sneak
paths and parasitic voltage drop due to the interconnect
resistance (i.e., IR drop) should be carefully evaluated.

3.2

Classification and regression

Signals after preprocessing are usually used for postprocessing, such as classification or regression. The
optimization of signal classification and regression
processes is very important as it directly gives the
qualitative or quantitative results for a certain problem
and determines the output accuracy.
A Support Vector Machine (SVM), as shown in
Fig. 7a, is a useful classifier that can be used in
edge computing and IoT applications as a wake-up
system. SVM primitives have been implemented with
memtransistors[66] and RRAM[67] in simulations. Here
a memtransistor is usually a three-terminal device
that combines the concepts of a memristor and
transistor, with similar electrical characteristics as
typical memristors. Other than SVMs, most works are
actually focused on the implementations of two other
signal classification and regression methods, SingleLayer Perceptron (SLP) and Multiple-Layer Perceptron
(MLP). A memristor-based SLP was first experimentally
employed to perform the classification of small-scale
black/white patterns[68] . However, the number of
memristors of this work was limited to 12  12, and
more complicated tasks would demand larger arrays.
For example, a 1K-memristor array with excellent
bidirectional analog conductance modulation behaviors
was employed for a grayscale face classification[69] .
High classification accuracy was achieved either with
or without the write-verify methods for online weight
updates. While an SLP can only be used for linearly
separable datasets, an MLP has broader applications
as a more flexible classifier or regressor. As shown
in Fig. 7b, a typical MLP includes at least one hidden
layer, which differentiates from an SLP. Based on an
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Fig. 7 Illustrations of memristor-based classification and regression. (a) SVM for data classification. (b) Example of MLP
or Fully Connected Neural Network (FCNN). (c)–(e) Implementation of the handwritten digit recognition based on memristorbased MLP. Image of the handwritten digit (c) is fed into the network, and the raw currents of each output neuron are obtained
(d). Then, the Bayesian probabilities of each digit are calculated (e), and the handwritten digit is recognized as number 9.
Adapted with permission from Ref. [65].

8K-memristor array, an MLP was implemented using
an in-situ learning algorithm, which could be selfadaptive to memristor imperfections[69] . In Figs. 7c–7e, a
representative example of recognizing handwritten digits
is illustrated. This work achieved over 90% accuracy in
the classification of a down-sampled MNIST dataset[70] ,
with much-improved power efficiency, demonstrating
the feasibility and superior performance of memristorbased platforms for classification. Moreover, an MLP
implemented on a flash array was demonstrated, showing
100 and 10 000 improvements in computing the
speed and energy efficiency over digital circuits,
respectively[71] . Moreover, to achieve high accuracy,
Xiang et al.[72] proposed an optimized synaptic cell
and a refresh operation scheme to mitigate device
nonidealities in deep neural networks. In the future,
more efforts should be devoted to the cross-layer codesign from a device to an algorithm[26] to achieve a
comparable classification accuracy in state-of-the-art
CMOS systems.
3.3

End-to-end signal processing

Tasks that need to be handled step by step can be
performed in only one step with end-to-end signal

processing algorithms, which accept raw data as the
input and directly output processed results, including
both signal preprocess and post-process procedures. This
end-to-end method allows more flexibility for signal
processing models, and hence, it can simplify the manual
feature selection process and help optimize the overall
system performance.
The Convolutional Neural Network (CNN, see Fig. 8a),
a representative end-to-end signal processing algorithm,
is widely used for voice and image recognitions. The
memristor-based implementation of the convolution
operation of CNNs has been demonstrated[73, 74] . More
recently, based on eight 2K-cell memristor arrays, a fully
hardware-implemented CNN was demonstrated[61] . In
this work, the high-yield fabrication of high-performance
memristors and the hybrid training method contribute
to the high classification accuracy of MNIST image
recognition. Power efficiency was improved by more
than two orders of magnitude compared to typical
graphics processing units, with parallel convolution
technique and replication of identical kernels. Moreover,
on the NOR flash array, the key convolution operations
have been demonstrated to be feasible, showing high
computing speed and energy efficiency[75] . In addition
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Fig. 8 Illustrations of memristor-based end-to-end signal processing. (a) Example of CNN. (b) Example of RNN. (c)–(e) Typical
implementation of LSTM-based handwritten digit sequence recognition. The handwritten digit sequence (c) is first fed into the
network, and the output currents from the output neurons are obtained (d). Then, the associated Bayesian probabilities are
calculated (e) to recognize the sequence as 1-2-3. Adapted with permission from Ref. [73].

to CNNs, Recurrent Neural Networks (RNNs, see
Fig. 8b) are another kind of end-to-end signal processing
algorithm that can be employed for sequence data
processing. However, classical RNNs have difficulty
in processing too long sequences. To address this
drawback, Long Short-Term Memory (LSTM) has been
proposed, which enables the remembering and forgetting
processes of the sequence history and can be widely
applied for machine translation[76] and natural language
understanding[77] . Experimentally, a memristor-based
LSTM layer was implemented, connected with a
fully connected neural network for regression and
classification tasks[78] . Figures 8c–8e illustrate a typical
example of LSTM-based recognition of handwritten
digit sequences. The memristor-based multilayer RNNs
with an LSTM layer and a fully connected layer can
serve as a promising hardware platform for end-to-

end edge computing, with fast processing speed and
high power efficiency. Compared to standard RNNs,
Reservoir Computing (RC) is a promising alternate for
temporal signal processing because it can significantly
reduce the training cost. The rich dynamics and nonlinear
behavior of memristors can be utilized to generate
rich reservoir states[79, 80] . Moon et al.[81] demonstrated
that memristors could be employed for RC with 50
improvement in energy consumption compared with
FPGA implementation. Zhong et al.[82] suggested that
even a single dynamic memristor can be utilized as a
reservoir for RC using the developed mask process. Such
a system was utilized for spoken-digit recognition and
time-series prediction with a low error rate of 0.4% and
low normalized root mean square error of 0.046. In the
future, multiple memristors with inner connections can
be used to implement complicated RC systems.
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Discussion and Outlook

As of now, a variety of memristor-based signal
processing algorithms has been demonstrated either
in experiments or simulations, showing at least one
order of magnitude improvement in energy efficiency
or computing speed over conventional CMOS-based
computing systems, as summarized in Table 1. There
are several signal processing algorithms, including
the IIR filter, DWT, and SVM, which still wait
to be experimentally demonstrated on memristors.
Table 1
Category

Subcategory

Signal
transform

Signal
encoding

Component
analysis

Classification
and
regression

End-to-end
signal
processing

N/A

N/A

The appealing advantages shown by memristor-based
implementations can be mainly attributed to two key
factors. First, the MVM operation can be efficiently
implemented on memristor arrays in the analog domain
with low power and fast speed. Second, as a nonvolatile
memory, memristor arrays can achieve in-memory
computing, reducing the data transfer overhead and
computing latency. As a result, memristor-based novel
computing paradigms have been demonstrated to be
quite attractive in edge computing systems.

Summary of memristor-based signal processing implementations.

Algorithm

S/E

FIR filter[33, 34]

E

IIR filter[32]

S

DFT[40–42]

E

DCT[5, 45]

E

DWT[44]

S

CS[46, 48, 49, 51]

E

SC[47, 54–56]

E

PCA[58–60]

E

ICA[62–64]

E

SVM[66, 67]

S

SLP[68, 69]

E

MLP[65]

E

CNN[61]

E

RNN[77]

E

RC[81, 82]

E

Signal
filtering

Signal
preprocessing
and
feature
extraction
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Application
Identification of
epilepsy-related
brain states[33]
Filtering of
mixed signals of
two frequencies
Time-frequency
transformation[40] and
speech recognition[42]
Image compression
and processing[5]
Image
compression[44]
Image compression
and reconstruction[51]
Sparse representation
of natural images[47]
Classification of
breast cancer[60]
Blind image
source separation[64]
Wake-up
system[66]

Performance

Improvements vs.
CMOS systems

Power efficiency:
1.4 W/class[33]

400 in
power efficiency[33]

N/A

N/A

N/A

10 in speed,
109.8 in
power efficiency[40]

Energy efficiency:
N/A
119.7 TOPs 1 W 1[5]
Energy: 6.4 nJ/image 11 in energy efficiency,
Time: 15 s/image[44]
1.28 in speed[44]
Power dissipation:
50 in power
[51]
16.2 mW/read
consumption[51]
Energy: 719 J/image
16 in energy
Time: 0.036 s/image[47]
consumption[47]
Power dissipation:
N/A
0.27 W/feature[60]
N/A
Energy:
0.7 nJ for potentiation,
0.5 pJ for depression[66]
Energy:
30 nJ/epoch[69]

Face
classification[69]
MNIST handwritten
N/A
digit recognition[65]
MNIST
Energy efficiency:
image recognition[61]
11.0 TOPs 1 W 1[61]
Gait
N/A
identification[77]
Spoken-digit recognition and
Energy:
time-series prediction[81, 82]
3.0 nJ/input[81]

N/A

N/A
1000 in energy
consumption[69]
N/A
>100 in energy
efficiency[61]
N/A
50 in energy
consumption[81]

Notes: (1) S/E, simulation only (S) or experimental demonstration (E). N/A, not applicable or not available.
(2) Algorithm name abbreviation: FIR, finite impulse response. IIR, infinite impulse response. DFT, discrete Fourier transform. DCT,
discrete cosine transform. DWT, discrete wavelet transform. CS, compressed sensing. SC, sparse coding. PCA, principal component
analysis. ICA, independent component analysis. SVM, support vector machine. SLP, single-layer perceptron. MLP, multiple-layer
perceptron. CNN, convolutional neural network. RNN, recurrent neural network. RC, reservoir computing.
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In particular, the memristor device performance
plays an important role in all memristor-based signal
processing implementations. For example, the memristor
array size limits the complexity and capability of
algorithms, and the number of analog conductance
states, intrinsic conductance fluctuations, on/off
ratio, and device yield all influence the processing
accuracy. Because the performance of actual hardware
implementations is largely affected by the device
nonidealities of current-stage memristors, the potential
of the above algorithms needs to be carefully verified by
experiments and tested in practical applications. From
this perspective, signal filtering algorithms, especially
the FIR filter that has been experimentally demonstrated
to identify seizure-related brain states for future brainmachine interfaces, could be considered one of the most
promising algorithms.
In addition to the MVM-based algorithms mentioned
above, memristors can also be applied to signal
processing in other ways. For example, nonvolatile
logic, using resistance states instead of electron charge
as the information carrier[83] , can realize Boolean
logic operations[84] , and has been proven to be
cascadable[85, 86] , showing great potential for low-power
computing with memristors[87–91] .
The rich dynamic characteristics of memristors can
also be utilized for temporal signal processing, such as
temporal correlation detection[92] . Liu et al.[93] proposed
that the key information of neural signals can be
extracted and encoded into memristor conductance
changes, based on which multi-channel neural
signal processing was realized for the experimental
demonstration of seizure prediction. Lastly, memristors
can be exploited as an associative memory, which
compares input data with stored data and then
returns the closest match result[94] . Memristor-based
associative memory has been demonstrated to implement
hyperdimensional computing[95] . All these algorithms
deserve further studies for efficient signal processing.
In the future, many challenges still need to be
solved to take full advantage of memristor-based
arrays for signal processing. First, in terms of
memristor devices, further improvements could be
realized by increasing the number of conductance states
and switching speed, reducing the operating voltage
and power consumption, improving the switching
linearity/symmetry and device yield, and suppressing
the device noise and variability. More importantly,
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atomic-level characterization techniques with the help
of theoretical modeling[96–98] are in urgent need of a
better understanding of the physical mechanisms of
memristor switching processes. How the CF evolves
and how to improve the reliability are also the two key
issues to be figured out[99] . On the circuit level, the
demands for power-hungry analog-to-digital or digitalto-analog converters limit the overall performance
of memristor-based systems. The conversion process
consumes a lot of energy, and the conversion precision
also has a large impact on the accuracy of final results.
Fully analog computing is expected to overcome these
challenges for further performance enhancement[100] . In
addition, the IR drop and sneak path greatly hinder
the employment of large memristor arrays[22] . As
for architecture and algorithms, future works are
needed to explore new operators and signal processing
algorithms beyond MVM for memristors, such as matrix
inverse[31] , nonvolatile logic[83] , and hyperdimensional
computing[101] algorithms. Considering the non-ideal
characteristics of memristor devices, especially large
variability and limited precision, compensations from
circuit designs and error-tolerant algorithms are
equally essential. On the system level, most of the
above mentioned algorithms still require CMOS-based
peripheral circuits or digital computing units to complete
the matrix addition and nonlinear operations, such as
the activation functions in neural networks. Future
memristor-based systems demand a full hardware
implementation to fully realize their potentials. To do
so, more memristor arrays would be employed, and
thus, efficient scheduling strategies between various
memristor arrays are also important. In addition, by
employing more computing operators besides MVM,
complex algorithms and complicated problems can be
tackled using memristor-implemented hardware, with
which promising prospects can be expected for future
signal processing systems.
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